

In the Drawings

Please amend Figure 1 as indicated by the dotted red line.

In the Claims

Please delete claims 1 through 25 and add claims 26 through 55.

26. (New) A phase-locked-loop (PLL) comprising:

an oscillator responsive to a control signal by producing a PLL output signal,

a phase comparator responsive to a PLL input signal and the PLL output signal by detecting the phase difference between the two signals and producing a control signal indicative of that difference, the control signal being coupled to the oscillator, and

control circuitry responsive to deviations of the PLL input signal's frequency outside a predetermined input frequency range by forcing the frequency of the PLL output to a predetermined value, the control circuitry including beat frequency circuitry that detects deviations of the input frequency outside the predetermined input frequency range.

27. (New) The PLL of claim 26 wherein the predetermined frequency to which the output signal is forced falls within the predetermined input frequency range.

28. (New) The PLL of claim 27 wherein the control circuit monitors the input signal's frequency and allows the PLL to lock onto the input signal should the input signal frequency return to the range of predetermined input frequencies.

29. (New) The PLL of claim 28 wherein the control circuit suppresses out of range frequency indications for a predetermined time period to allow the PLL to lock onto an input signal whose frequency has returned to within a predetermined range of input frequencies.

30. (New) A phase-locked-loop (PLL) comprising:

an oscillator responsive to a control signal by producing a PLL output signal,

13 a phase comparator responsive to a PLL input signal and the PLL output signal by detecting
14 the phase difference between the two signals and producing a control signal indicative of that
15 difference, the control signal being coupled to the oscillator, and

16 control circuitry responsive to deviations of the PLL input signal's frequency outside a
17 predetermined input frequency range by forcing the frequency of the PLL output to a
18 predetermined value, (the control circuitry including measurement circuitry which determines
19 whether the PLL input signal's frequency deviates outside the predetermined input frequency
20 range by measuring the voltage of said control signal coupled to the oscillator.

31. (New)The PLL of claim 30 wherein said control signal from the phase comparator is an analog signal.

32. (New)The PLL of claim 31 wherein said control signal is coupled to said oscillator through an analog to digital converter (ADC) and a digital to analog converter (DAC), and the control circuit determines frequency deviations outside the predetermined input frequency range by comparing the digital signal to digital values representative of the limits of the predetermined input frequency range.

1 33. (New)The PLL of claim 30 wherein the predetermined frequency to which the output signal is
2 forced falls within the predetermined input frequency range
3

4 34. (New)The PLL of claim 33 wherein the control circuit monitors the input signal's frequency
5 and allows the PLL to lock onto the input signal should the input signal frequency return to
6 the range of predetermined input frequencies

35. (New)The PLL of claim 34 wherein the control circuit suppresses out of range frequency indications for a predetermined time period to allow the PLL to lock onto an input signal whose frequency has returned to within a predetermined range of input frequencies.

36. (New)An apparatus for providing a synchronized clock signal, comprising:
a clock source that produces a clock output signal,
a PLL responsive to the clock output signal, said PLL comprising:

an oscillator responsive to a control signal by producing a PLL output signal,

a phase comparator responsive to a PLL input signal and the PLL output signal by detecting the phase difference between the two signals and producing a control signal indicative of that difference, the control signal being coupled to the oscillator, and

control circuitry responsive to deviations of the PLL input signal's frequency outside a predetermined input frequency range by forcing the frequency of the PLL output to a predetermined value, the control circuitry including beat frequency circuitry that detects deviations of the input frequency outside the predetermined input frequency range.

37. (New) The apparatus of claim 36 wherein (the predetermined frequency) to which the output signal is forced falls within the predetermined input frequency range

38. (New) The apparatus of claim 37 wherein the control circuit monitors the input signal's frequency and allows the PLL to lock onto the input signal should the input signal frequency return to the range of predetermined input frequencies.

39. (New) The apparatus of claim 38 wherein the control circuit suppresses out of range frequency indications for a predetermined time period to allow the PLL to lock onto an input signal whose frequency has returned to within a predetermined range of input frequencies.

40. (New) An apparatus for providing a synchronized clock signal, comprising:

a clock source that produces a clock output signal,

a PLL responsive to the clock output signal, said PLL comprising:

an oscillator responsive to a control signal by producing a PLL output signal,

a phase comparator responsive to a PLL input signal and the PLL output signal by detecting the phase difference between the two signals and producing a control signal indicative of that difference, the control signal being coupled to the oscillator, and

control circuitry responsive to deviations of the PLL input signal's frequency outside a predetermined input frequency range by forcing the frequency of the PLL output to a predetermined value, the control circuitry including measurement circuitry which determines whether the PLL input signal's frequency deviates outside the predetermined input frequency range by measuring the voltage of said control signal coupled to the oscillator.

41. (New)The apparatus of claim 40 wherein said control signal from the phase comparator is an analog signal.

42. (New)The apparatus of claim 41 wherein said control signal is coupled to said oscillator through an analog to digital converter (ADC) and a digital to analog converter (DAC), and the control circuit determines frequency deviations outside the predetermined input frequency range by comparing the digital signal to digital values representative of the limits of the predetermined input frequency range.

1 43. (New)The apparatus of claim 40 wherein the predetermined frequency to which the output
2 signal is forced falls within the predetermined input frequency range
3

4 44. (New)The apparatus of claim 43 wherein the control circuit monitors the input signal's
5 frequency and allows the PLL to lock onto the input signal should the input signal frequency
6 return to the range of predetermined input frequencies
7

8 45. (New)The apparatus of claim 44 wherein the control circuit suppresses out of range frequency
9 indications for a predetermined time period to allow the PLL to lock onto an input signal
10 whose frequency has returned to within a predetermined range of input frequencies.

1 46. (New)The apparatus of claim 45 further comprising:
2 a plurality of clock signal inputs, and
3 a multiplexor responsive to control signals by routing a signal from one of the clock signal
4 inputs to the input of the PLL.

1 47. (New)The apparatus of claim 46 wherein the PLL control circuitry is responsive to the
2 detection of an out of range frequency by forcing the output signal of the PLL to a
3 predetermined frequency by routing a signal from a different one of the clock signal inputs
4 to the PLL input.

1 48. (New) A telecommunications network comprising:

2 a plurality of network elements at least two of which include a clock module that produces
3 a clock output signal, and communications links connecting the network elements, the clock
4 module of a first network element including a PLL connected to receive and to lock onto the
5 clock output of another clock module within the network, the PLL comprising:

6 an oscillator responsive to a control signal by producing a PLL output signal,
7 a phase comparator responsive to a PLL input signal and the PLL output signal by
8 detecting the phase difference between the two signals and producing a control signal indicative
9 of that difference, the control signal being coupled to the oscillator, and

10 control circuitry responsive to deviations of the PLL input signal's frequency
11 outside a predetermined input frequency range by forcing the frequency of the PLL output
12 to a predetermined value, the control circuitry including measurement circuitry which
13 determines whether the PLL input signal's frequency deviates outside the predetermined
14 input frequency range by measuring the voltage of said control signal coupled to the
15 oscillator).

1 49. (New) A method of producing an output signal having a frequency that is proportional to the
2 frequency of an input signal comprising the steps of:

3 (a) producing a control signal that is proportional to the phase difference between signals that
4 are respectively proportional in frequency to the input and output signals,

5 (b) controlling the frequency of an output signal from an oscillator with said control signal
6 such that the output signal from the oscillator is proportional in frequency to the input signal,

7 (c) detecting deviations of the input signal's frequency outside a predetermined input
8 frequency range by measuring a beat frequency between the input and output signals, and

9 (d) forcing the frequency of the oscillator output signal to a predetermined value when a
10 deviation of the input signal's frequency outside a predetermined range is detected.

1 50. (New) The method of claim 49 further comprising the step of:

(e) allowing the frequency of the output signal to return to a value that is proportional to the phase difference between the input and output signals if the input signal frequency returns to the range of predetermined input frequencies.

51. (New)The method of claim 50 further comprising the step of:

(f) suppressing out of range frequency indications for a predetermined time period to allow the oscillator output signal to return to a frequency that is proportional to that of an input signal whose frequency has returned to a value within the range of predetermined input frequencies.

52. (New)A method of producing an output signal having a frequency that is proportional to the frequency of an input signal comprising the steps of:

(a) producing a control signal that is proportional to the phase difference between signals that are respectively proportional in frequency to the input and output signals,
(b) controlling the frequency of an output signal from an oscillator with said control signal such that the output signal from the oscillator is proportional in frequency to the input signal,
(c) detecting deviations of the input signal's frequency outside a predetermined input frequency range (by measuring the voltage of said control signal coupled to the oscillator,) and
(d) forcing the frequency of the oscillator output signal to a predetermined value when a deviation of the input signal's frequency outside a predetermined range is detected.

53. (New)The method of claim 52 wherein step (c) comprises the steps of:

(c1) converting the control signal from an analog signal to a digital signal
(c2) comparing the digital signal to digital values representative of the limits of the predetermined input frequency range.

54. (New)The method of claim 53 further comprising the step of:

2 (e) allowing the frequency of the output signal to return to a value that is
3 proportional to the phase difference between the input and output signals if the
4 input signal frequency returns to the range of predetermined input frequencies.

1 55. (New)The method of claim 54 further comprising the step of:

2 (f) suppressing out of range frequency indications for a predetermined time period to
3 allow the oscillator output signal to return to a frequency that is proportional to that of an
4 input signal whose frequency has returned to a value within the range of predetermined
5 input frequencies.

6